



ELFA artikelnr.

## 73-556-62 74HCT4538N logikkrets

DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

74HC/HCT4538

### FEATURES

- Separate reset inputs
- Triggering from leading or trailing edge
- Output capability: standard
- $I_{CC}$  category: MSI
- Power-on reset on-chip

### GENERAL DESCRIPTION

The 74HC/HCT4538 are high-speed Si-gate CMOS devices and are pin compatible with "4538" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4538 are dual retriggerable-resettable monostable multivibrators. Each multivibrator has an active LOW trigger/retrigger input ( $n\bar{A}_0$ ), an active HIGH trigger/retrigger input ( $nA_1$ ), an overriding active LOW direct reset input ( $n\bar{R}_D$ ), an output ( $nQ$ ) and its complement ( $n\bar{Q}$ ), and two pins ( $nC_{TC}$  and  $nRC_{TC}$ ) for connecting the external timing components  $C_t$  and  $R_t$ . Typical pulse width variation over temperature range is  $\pm 0.2\%$ .

The "4538" may be triggered by either the positive or the negative edges of the input pulse. The duration and accuracy of the output pulse are determined by the external timing components  $C_t$  and  $R_t$ . The output pulse width ( $T$ ) is equal to  $0.7 \times R_t \times C_t$ . The linear design techniques guarantee precise control of the output pulse width.

A LOW level at  $n\bar{R}_D$  terminates the output pulse immediately.

Schmitt-trigger action in the trigger inputs makes the circuit highly tolerant to slower rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay $n\bar{A}_0, nA_1$ to $nQ, n\bar{Q}$	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	27	30	ns
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per multivibrator	notes 1 and 2	136	138	pF

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) + 0.48 \times C_{EXT} \times V_{CC}^2 \times f_o + D \times 0.8 \times V_{CC} \text{ where:}$$

$f_i$  = input frequency in MHz       $C_L$  = output load capacitance in pF  
 $f_o$  = output frequency in MHz       $V_{CC}$  = supply voltage in V  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs       $D$  = duty factor in %  
 $C_{EXT}$  = timing capacitance in pF

2. For HC the condition is  $V_I = \text{GND}$  to  $V_{CC}$

For HCT the condition is  $V_I = \text{GND}$  to  $V_{CC} - 1.5 \text{ V}$

## PACKAGE OUTLINES

### SEE PACKAGE INFORMATION SECTION

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$1C_{TC}, 2C_{TC}$	external capacitor connections
2, 14	$1R_{TC}, 2R_{TC}$	external resistor/capacitor connections
3, 13	$1\bar{R}_D, 2\bar{R}_D$	direct reset inputs (active LOW)
4, 12	$1A_1, 2A_1$	trigger inputs (LOW-to-HIGH, edge-triggered)
5, 11	$1\bar{A}_0, 2\bar{A}_0$	trigger inputs (HIGH-to-LOW, edge-triggered)
6, 10	$1Q, 2Q$	pulse outputs
7, 9	$1\bar{Q}, 2\bar{Q}$	complementary pulse outputs
8	GND	ground (0 V)
16	$V_{CC}$	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.






Fig. 3 IEC logic symbol.

**FUNCTION TABLE**


INPUTS			OUTPUTS	
$n\bar{A}_0$	$n\bar{A}_1$	$n\bar{R}_D$	$nQ$	$n\bar{Q}$
↓	L	H		
H	↑	H		
X	X	L	L	H

H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care  
 ↑ = LOW-to-HIGH transition  
 ↓ = HIGH-to-LOW transition  
 = one HIGH level output pulse  
 = one LOW level output pulse



**Fig. 4** Functional diagram.


(1) Connect  $C_{TC}$  (pins 1 and 15) to GND (pin 8).

Fig. 5 Connection of the external timing components  $R_t$  and  $C_t$ .



- (1) Positive edge triggering.
- (2) Positive edge retrigging (pulse lengthening).
- (3) Negative edge triggering.
- (4) Reset (pulse shortening).
- (5)  $V_{ref1}$  and  $V_{ref2}$  are internal reference voltages.
- (6)  $T = 0.7 \times R_t \times C_t$  (see also Fig. 5).

**Fig. 6** Timing diagram.

**Fig. 7** Logic diagram ( $V_{ref1}$  and  $V_{ref2}$  are internal reference voltages).



## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard  
I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HC								V <sub>CC</sub> V	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PLH</sub>	propagation delay n <sub>A0</sub> , n <sub>A1</sub> to nQ		85 31 25	265 53 45		330 66 56		400 80 68	ns	2.0 4.5 6.0	Fig. 8			
t <sub>PHL</sub>	propagation delay n <sub>A0</sub> , n <sub>A1</sub> to nQ		83 30 24	265 53 45		330 66 56		400 80 68	ns	2.0 4.5 6.0	Fig. 8			
t <sub>PHL</sub>	propagation delay n <sub>RD</sub> to nQ		80 29 23	265 53 45		330 66 56		400 80 68	ns	2.0 4.5 6.0	Fig. 8			
t <sub>PLH</sub>	propagation delay n <sub>RD</sub> to nQ		83 30 24	265 53 45		340 68 58		400 80 68	ns	2.0 4.5 6.0	Fig. 8			
t <sub>THL</sub> / t <sub>T LH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 8			
t <sub>W</sub>	n <sub>A0</sub> pulse width LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8			
t <sub>W</sub>	n <sub>A1</sub> pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8			
t <sub>W</sub>	n <sub>RD</sub> pulse width LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8			
t <sub>W</sub>	nQ, nQ pulse width HIGH or LOW	0.63	0.70	0.77	0.602	0.798	0.595	0.805	ms	5.0	Fig. 8; R <sub>t</sub> = 10 kΩ; C <sub>t</sub> = 0.1 μF			
t <sub>rem</sub>	removal time n <sub>RD</sub> to n <sub>A0</sub> , n <sub>A1</sub>	35 7 6	6 2 2		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig. 8			
t <sub>rt</sub>	retrigger time n <sub>A0</sub> , n <sub>A1</sub>	— — —	455+X 80+X 55+X		— — —		— — —		ns	2.0 4.5 6.0	Fig. 8 X = C <sub>EXT</sub> /(4.5 × V <sub>CC</sub> )			
R <sub>EXT</sub>	external timing resistor	10 2		1000 1000					kΩ	2.0 5.0				
C <sub>EXT</sub>	external timing capacitor	no limits							pF	5.0				

**NON-STANDARD DC CHARACTERISTICS FOR 74HC**

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS						
		74HC								V <sub>CC</sub> V	V <sub>I</sub> V	OTHER				
		+25			−40 to +85		−40 to +125									
		min.	typ.	max.	min.	max.	min.	max.								
±I <sub>I</sub>	input leakage current nRCEXT			0.5		5.0		10.0	μA	6.0	2.0 or GND	V <sub>CC</sub> or GND; note 1				

**Note**

1. This measurement can only be carried out after a trigger pulse is applied.

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.  
 To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA <sub>0</sub> , nA <sub>1</sub>	0.50
nR <sub>D</sub>	0.65



## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HCT								V <sub>CC</sub> V	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PLH</sub>	propagation delay nA <sub>0</sub> , nA <sub>1</sub> to nQ		35	60		75		90	ns	4.5	Fig. 8			
t <sub>PHL</sub>	propagation delay nA <sub>0</sub> , nA <sub>1</sub> to nQ̄		35	60		75		90	ns	4.5	Fig. 8			
t <sub>PHL</sub>	propagation delay nR̄D to nQ		35	60		75		90	ns	4.5	Fig. 8			
t <sub>PLH</sub>	propagation delay nR̄D to nQ̄		35	60		75		90	ns	4.5	Fig. 8			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		21	ns	4.5	Fig. 8			
t <sub>W</sub>	nA <sub>0</sub> pulse width LOW	20	11		25		30		ns	4.5	Fig. 8			
t <sub>W</sub>	nA <sub>1</sub> pulse width HIGH	16	5		20		24		ns	4.5	Fig. 8			
t <sub>W</sub>	nR̄D pulse width LOW	20	11		25		30		ns	4.5	Fig. 8			
t <sub>W</sub>	nQ, nQ̄ pulse width HIGH or LOW	0.63	0.70	0.77	0.602	0.798	0.595	0.805	ms	5.0	Fig. 8; R <sub>t</sub> = 10 kΩ; C <sub>t</sub> = 0.1 μF			
t <sub>rem</sub>	removal time R̄D to nA <sub>0</sub> , nA <sub>1</sub>	7	2		9		11		ns	4.5	Fig. 8			
t <sub>rt</sub>	retrigger time nA <sub>0</sub> , nA <sub>1</sub>	—	80+x		—		—		ns	4.5	Fig. 8 X = C <sub>EXT</sub> /(4.5 × V <sub>CC</sub> )			
R <sub>EXT</sub>	external timing resistor	2		1000					kΩ	5.0				
C <sub>EXT</sub>	external timing capacitor	no limits							pF	5.0				

## NON-STANDARD DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HCT								V <sub>CC</sub> V	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
±I <sub>I</sub>	input leakage current nR <sub>EXT</sub>			0.5		5.0		10.0	μA	5.5	2.0 or GND; note 1			

### Note

1. This measurement can only be carried out after a trigger pulse is applied.



## AC WAVEFORMS






Fig. 8 Waveforms showing the input ( $nA_1, n\bar{A}_0, n\bar{R}_D$ ) to output ( $nQ, n\bar{Q}$ ) propagation delays, the output transition times, the input and output pulse widths, the removal time from direct reset ( $n\bar{R}_D$ ) to input ( $nA_1, n\bar{A}_0$ ), and the input retrigger time.

## Note to AC waveforms

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .


**APPLICATION INFORMATION**


(a)




(b)

**Fig. 9 Retriggerable monostable circuitry.**  
(a) rising-edge triggered; (b) falling-edge triggered.



(a)



(b)

**Fig. 10 Non-retriggerable monostable circuitry.**  
(a) rising-edge triggered; (b) falling-edge triggered.




Fig. 11 Power-down protection circuit.

### Power-down considerations

A large capacitor ( $C_X$ ) may cause problems when powering-down the monostable due to the energy stored in this capacitor. When a system containing this device is powered-down or a rapid decrease of  $V_{CC}$  to zero occurs, the monostable may sustain damage, due to the capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode ( $D_X$ ) preferably a germanium or Schottky type diode able to withstand large current surges and connect as shown in Fig. 11.

### APPLICATION INFORMATION (Continued)




Fig. 12 Typical pulse width accuracy versus external capacitance;  $V_{CC} = 4.5$  V;  $T_{amb} = 25$  °C.




Fig. 13 Typical pulse width accuracy versus external resistance;  $V_{CC} = 4.5$  V;  $T_{amb} = 25$  °C.




Fig. 14 Typical pulse width accuracy versus external capacitance;  $R_{EXT} = 10 \text{ k}\Omega$ ;  $V_{CC} = 4.5 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ .




Fig. 15 Typical pulse width accuracy versus power supply;  $C_{EXT} = 1 \text{ nF}$ ;  $T_{amb} = 25^\circ\text{C}$ .






Fig. 16 Typical pulse width accuracy versus power supply;  $C_{EXT} = 100 \text{ nF}$ ;  $T_{amb} = 25^\circ\text{C}$ .



## APPLICATION INFORMATION (Continued)

Fig. 17 Typical pulse width accuracy versus temperature;  $C_{EXT} = 1 \text{ nF}$ ;  $V_{CC} = 4.5 \text{ V}$ .Fig. 18 Typical pulse width accuracy versus temperature;  $C_{EXT} = 1 \mu\text{F}$ ;  $V_{CC} = 4.5 \text{ V}$ .